Title:  Sr Staff Project/Program Design

1) Familiar with VerilogHDL language. IC design related work experience (RTL design experience and verification experience) is preferred.
2) Be practical and conscientious and have a sense of responsibility.
3) Able to communicate and collaborate well with other team members.