Share this Job

Title:  Director, EDA Methodology and IP Management

Department:  (Product/Test Engineering)

San Jose, US

Job Function:  Hardware(Analog)

Renesas Electronics Americas (REA) is a dynamic, multi-cultural tech company where employees can learn, mentor and thrive. REA brings together the strong financial foundation of a multi-billion dollar global operation and the flexibility and velocity of a smaller organization. We are developing technologies for the latest advances in mobile computing, secured connected devices, autonomous driving, smart homes and factories and more. Our solutions are at the heart of products developed by the major innovators around the world. Join us and be part of what’s next in electronics.


Job Overview:
The Renesas IoT and Infrastructure Business Unit (IIBU) has a very broad range of innovative semiconductor solutions addressing 5G, Cloud Computing, Smart Factory/Home, consumer and industrial applications. We are seeking an experienced, highly motivated and high-caliber individual with extensive experience with ASIC design flow and methodologies, industry standard EDA tools and the business aspects of working with EDA tools vendors, as well as experiences in management of both internal and external IP's.
This senior leadership position is responsible for IIBU’s overall EDA tool strategy and methodology, developing and supporting next-generation analog, digital & mixed signal design flows and IP licensing from third party as well as IP management for both internal and external IP's 

       Provide technical leadership in the development of design flows for IIBU design community using industry standard EDA software such as Cadence, Mentor, Synopsys, etc. 
•        Establish and maintain technical and commercial relationships with external suppliers and maximize benefit to the organization in negotiating and closing contracts; manage EDA budget and license forecasting
•        Lead tool evaluation, tool selection, drive consensus, deployment, support, and flow development. 
•        Continuously improve quality of flows as well as lead efforts to develop and deploy systems and design methodologies, as internal and external tools, flows and technology requirements evolve
•        Drive company-wide consensus on design tools, flows and methodologies
•        Manage EDA tool training to the engineering design community and coordinate activities of domain experts to deliver coherent methodology
Required Skills and Qualifications:
•        Bachelor or above degree in Electrical Engineering /Computer Science /Computer Engineering 
•        15+ years of work experience in the field of EDA solutions for leading edge CMOS digital, analog/RF and mixed signal SOC chip design.
•        Demonstrated experience with multiple CAD flows: front end, verification, back end, validation, etc.
•        Proven communicator with a track record of delivering technical solutions and satisfying customers
•        Highly experienced and thorough knowledge of industry EDA tool vendors, their tools and technologies
•        Deep understanding of modern digital, analog, mixed signal IC design flows and commonly used IP's
•        Excellent team work, communication and interpersonal skills with both internal teams and external tool vendors

Nearest Major Market: San Jose
Nearest Secondary Market: Palo Alto