Share this Job

Title:  Si Validation Manager

Requisition ID:  52074
Department:  Test & Si Validation Department
Location: 

Kodaira, Tokyo, JP

Job Function:  Validation Engineer

Job Type: Permanent  - Full Time 

Travel Required: 0% 

Remote Work Available: Yes 

 

Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portolio includes world-leading MCUs, SoCs, analog and power products, plus Winning Combination solutions that curate these complementary products. We are a key supplier to the world’s leading manufacturers of the electronics you rely on every day; you may not see our products, but they are all around you.

 

Renesas employs roughly 21,000 people in more than 30 countries worldwide. As a global team, our employees actively embody the Renesas Culture, our guiding principles based on five key elements: Transparent, Agile, Global, Innovative, and Entrepreneurial. Renesas believes in, and has a commitment to, diversity and inclusion, with initiatives and a leadership team dedicated to its resources and values. At Renesas, we want to build a sustainable future where technology helps make our lives easier. Join us and build your future by being part of what’s next in electronics and the world.

Job Purpose:

Lead the AMS design verification team to ensure first-pass Si success meeting both functional and performance requirements according to specification.

 

Principal Accountabilities:
•    Take overall responsibility for AMS design verification to achieve first pass silicon success and to ensure design meets performance, power and timescale constraints.
•    Manage the AMS design verification in terms of cost, methods and staffing and meet time scales as set by the program schedule. 
•    Mentor direct reports, giving appropriate guidance and support, and reviewing technical and behavioural performance regularly. 
•    Conduct appraisals, make remuneration decisions, proactively manage performance and drive development for team.
•    Delegate project tasks appropriately, ensuring the entire team follows procedures and analog practices that are required by internal methodology guidelines.
•    Represent team and input into corporate engineering processes, and methodology improvement discussions.
•    Communicate company and team goals and ensure all team members identify the relationship between company strategy and their contribution. 
•    Make significant contribution into Renesas’s Analog verification strategy, through representation at group management meetings, customer reviews and cross-site initiatives.
•    Keep abreast of industry developments, driving continual improvements within team through effective change management.
•    Provide support and guidance to technical project leads, to ensure successful project execution.
•    Responsible for continual personal and professional development for all team members. 
•    Ensure the entire team follows AMS design verification procedures and best practices that are required by internal guidelines as well as expected from any state-of-the-art technology leader in the industry.
•    Any ad hoc tasks as deemed reasonable by your manager

 

Key Performance Measures:
•    Develop the technical and non-technical skillset of the team, ensuring clear career development and progression. Demonstrate effective performance management. 
•    Ensure budget is appropriately managed and resource is utilised to maximise success of deliverables. 
•    Ensure high quality deliverables in project through effective leadership and risk management
•    Appropriate planning and delegation of tasks to ensure project timescales and quality expectations are met.
•    Ensure impactful dissemination of knowledge across team. 
•    Driving strategic changes within analog function that positively impact the business - eg resource, cost and performance
•    Ensure effective team profiling, through succession planning, development and strategic talent acquisition
•    Demonstrate elements of Spirit of Renesas in all aspects of work
•    Instils culture of innovation, professionalism, and collaboration throughout team.

 

Knowledge, Skills and Experience:
•    At least 10 years of experience design verification of analog and mixed-signal circuits and a minimum of 5 years managing a team of verification engineers
•    Strong fundamentals in analog/mixed signal circuit concepts/topologies.
•    Working knowledge in RNM coding in SystemVerilog.
•    Experience working with Cadence mixed signal verification environment.
•    Ability to read analog schematics and extract related main functionality.
•    Experience in modeling Analog/Mixed signal blocks including biasing networks, power regulators, bandgaps, OpAmps, OTA’s, comparators, Data Converters, Mixers, multiplexers, Switches, etc
•    Experience modeling power converters is desired.
•    Strong verbal and written communication skills
•    In depth knowledge of organizational objectives, including business trends and market awareness
•    Strives for continual improvement in all aspects or work including policies and methodology
•    Mentor direct reports and review technical and individual performance regularly
•    Collaborating with Senior leadership to develop team objectives in accordance with wider company strategy
•    Cross cultural awareness and sensitivity
•    Results-oriented and able to deliver on-time under tight schedule pressure.
•    Flexible to undertake occasional international travel at short notice.
•    Excellent command of verbal and written English 
•    Ability to propose innovative solutions
•    Excellent interpersonal communication and presentation skills with high level knowledge & expertise in conflict management
•    Good supervisory skill.


Qualifications:
•    Degree level qualification in Electronics engineering or a related discipline typically required.


Key Relationships:
•    VP of engineering
•    AMS DV director
•    Functional peer directors/managers
•    Senior internal and external colleagues in area of own expertise 
•    Interaction with support function – eg HR / Facilities
•    External interaction with Renesas Customers and suppliers
•    Interaction with Business unit and PMO
 

【Required Language Skills】

- English : Native level(TOEIC Score over 900)

- Japanese: Native level